

# **PROCStar IV™**


## **PCIe x8 Computation Accelerator**

### **Key Features**

- Up to 4 Stratix IV 360, 530 and 820 FPGAs
- 8-lane PCI Express (PCIe x8) host interface
- Five level memory structure (34GB+).  
Maximum sustain throughput of **18,770 GB/s** to internal memories and **48 GB/s** to DRAMs as follows:
  - ✓ Up to 6440 M9K (9K-bit) DPRAM blocks (**17,388 GB/s** throughput @ 300Mhz)
  - ✓ Up to 240 M144K (144K-bit) RAM blocks (**1,382 GB/s** throughput @ 300Mhz)
  - ✓ Up to 65,050 MLAB (640-bit) RAM blocks
  - ✓ Up to 4 large 512MB DDR2 memories with **16GB/s** sustain throughput using up to 24 ports. (Up to 64 ports with lower access rate)
  - ✓ 8 DDR2 SODIMMs with up to **4GB** each at a maximum sustain throughput of **32 GB/s** using up to 64 ports.
- Supports 5 PROCStar IV Daughter Boards (PSDB): SDI, DVI, Camera Link, PHY II and other interfaces
- Typical system frequencies: 100-325 MHz.
- Flexible clocking system.
- Volatile and non volatile design security
- Reference design for fast direct board to board connection via SODIMM sockets.
- Supported by GiDEL's **PROC Developer's Kits**.

### **Benefits**

- Leading edge performance
- Maximum flexibility to fit customer needs
- Cuts development cycle time and budget
- Maintainability
- Reliability
- Long life cycle



*PROCStar IV Board with one Daughter board and 4×SODIMMs*

### **Overview**

The **PROCStar IV™** system provides a high-capacity, high-speed FPGA-based platform fortified with high throughput and massive memory resulting in a powerful and highly flexible system. The **PROCStar IV** can be hosted via 8-lane PCI Express. The performance, memory and add-on daughter boards' flexible architecture enable the system to meet almost any computation needs. In addition to 2 GB on-board memory, eight SODIMM sockets provide up to 32 GB of memory or additional connectivity and logic. Abundant memory conjoined with fast PCIe connection enable strong co-processing between a standard PC operating system and the FPGA acceleration.

The **PROCStar IV** system, with GiDEL's **PROCDeveloper's Kit** and tools, offers an incredible performance yet supports quick implementation of your unique design. This is achieved by eliminating the need for a high-speed board design, a PCI Express application driver, board constraints and environment FPGA code. The generated HDL code enables high throughput, easy-to-use parallel access to large memories. As a result, designers can focus on their proprietary value-added design. User designs may be in HDL, C-based, Simulink (graphical design) or any combination of them.

## Target Applications


- COTS acquisition and accelerator boards in:
  - ✓ HPC (High Performance Computing)
  - ✓ Machine Vision and Imaging
  - ✓ High performance acquisition systems
  - ✓ Bioinformatics Applications
- Small ASIC and SoC Prototyping
- Complex algorithm and IPs validation.

## Development Environment

The **PROCDeveloper's Kit**, GiDEL's intuitive design and debug environment, facilitates design development effort on the **PROCStar IV** system. The kit contains **PROCWizard™**, **PROCMultiPort™** IPs, **Quartus** and **USBBlaster**, and a **PROCHIL™** option.

The **PROCWizard** performs hardware initialization and automatically generates the following:

- Interface documentation in HTML or Microsoft Word
- C++ class(es) application driver(s) enabling simultaneous accesses of multiple applications, each to its' dedicated section of the PROC board.
- Top-level designs, interface modules / entities and on-board memory controllers for the application use.
- Device constraints (as pin-outs).



PROCStar IV Board Diagram

The **PROCMultiPort** core IPs provides simple access as FIFOs and frame delays to the on-board DRAM. It enables parallel access to the on-board memory while enabling to split the physical memory into multiple logical memories.


As a result the main benefits are:

- Simplifies design and enhances system performance
- Replaces the need for inventory of special memories by using standard memory and IP

The **USBBlaster** provides visibility to internal signals using the available FPGA memory.

The **PROC\_HILs™** enables to accelerate tremendously **Simulink™** design simulations from within the Simulink™ environment by implementing Hardware-in-the-Loop simulation on the **PROCe IV** board. Alternatively, the **PROC\_HILs** may be used, via Simulink, as a design entry tool for an FPGA based accelerator.

Other high-level design entry options, such as C++, are available via GiDEL's partners.



Processing unit (FPGA, memories & connections)



[www.gidel.com](http://www.gidel.com)

**Worldwide:**  
 2 Ha'ilan Street, P.O. Box 281  
 Or Akiva, 30600, Israel  
 Tel: +972 - 4610 - 2500  
 Fax: +972 - 4610 - 2501  
 Email: [sales\\_eu@gidel.com](mailto:sales_eu@gidel.com)

**USA:**  
 1600 Wyatt Drive Suite 1  
 Santa Clara, CA 95054, USA  
 Tel: 1 - 408 - 969 - 0389  
 Fax: 1 - 866 - 615 - 6810  
 Email: [sales\\_usa@gidel.com](mailto:sales_usa@gidel.com)