GiDEL provides powerful development tools and universal FPGA platforms for Accelerating Compute Intensive Applications, ASIC/SoC Prototyping and Algorithm development.

GiDEL's high productivity software tools complement high-performance PCI/ PCIe boards and stand-alone boards as well as High Performance systems that offer outstanding cost/performance advantages.

GiDEL Processing FPGA boards are used as critical part of:
  • Machine Vision & Imaging Applications
  • High Performance Computing- HPC
  • ASIC, ASSP & SoC Prototyping

          Hardware Solutions

  • High end Altera's Stratix, Stratix II, Stratix III,
    Stratix IV FPGA Development boards and systems
    PCIe gen 3 based Stratix V GX board coming soon
                            

  • Low cost Altera's Cyclone 2, Cyclone 4 FPGA boards
    targeting Industrial, Test and Measurement Applications
                                   

  • High Data Throughput Memory structures to
    accelerate HPC and Embedded Computing Applications
                 

  • Large Capacity FPGA platforms up to 360 Million
    Gates, enables ASIC or IP designers to prototype logic
    and memory designs

  • Frame Grabber PCI/PCIe boards to integrate flexible,
    high-rate acquisition and pre-processing capabilities

  • Application Specific hardware Interfaces, GigE, Flash,
    SRAM, HDMI, SDI, Camera Link, DDR, Logic Analyzer, UART,
    RS422 and many others

    Software Tools
     

  • Design Tools for automatic HW/SW Integration with API support for SW development (Windows & Linux OS)            

  • Support for Image Acquisition and Processing Libraries            
     

  •  Enhanced Debugging for visibility inside large scale SoC designs
      

  • Altera's Quartus II Design Software and Signal Tap II logic analyzer
      

  • Fully automated Matlab Simulink based Acceleration on FPGAs via PCIe
     

  • Camera Simulation Software to generate video & test patterns
    Frame Grabber SW and API support coming soon

          Applications Examples:

          GiDEL's Hardware Accelerator systems
          - Machine vision & imaging
           - Security
            - Medical Imaging
             - Military, Aerospace & Defense
              - Image, Signal & Voice Processing
               - Telecommunications
                - Automatic Test Equipment
                 - Research & Academic
                   - Bioinformatic
                    - Banking

           GiDEL's Verification System for SoC's, ASICs, ASSPs
         - Behavior Prototyping
          - Co Simulation
           - In Circuit Emulation
            - ASIC Rapid Prototyping
             - Software Development
              - IP & SoC Validation

Webcast
High Speed, Modular, Scalable,
Multi User Prototyping system

 

 


News:

Powerful Reconfigurable Supercomputing
(Read More)

FPGA Cluster Computing Solutions
(Read More)

GiDEL Announces The Availability Of TotalHistory™
A New Level in ASIC Prototyping and FPGA Debug:
(Read More)


GiDEL Announces Its Third-Generation ASIC Prototyping Systems Based on Altera's Stratix IV E FPGAs:
(Read More)


FPGA based accelerator breaks new ground in Bioinformatics:
(Read More)

Florida's Novo-G Uses Altera, GiDEL and Impulse C:
(Read More)
 

GiDEL is expanding its WW distribution channel in the areas of Machine Vision and Imaging, High Performance Computing and ASIC/ SoC Prototyping.
If interested please contact info@gidel.com

 

New high-performance computing solutions available from Kane Computing

GiDEL is a member of:

PCI & PCIe
European Machine Vision Association
American Imaging Association

GiDEL's Machine Vision & Imaging Platforms
Are registered under:

 

Cone see us at:
 
San Francisco- CA
June 04-06
/ 2012
Hamburg, Germany
June 18-20/ 2012
Stuttgart, Germany
November 06-08/ 2012
Salt Lake City, Utah
November 12-15/ 2012

     

 
Home | News | Application | Products | orders | Contact us | About us

Copyright © 1993 - 2012 GiDEL Ltd.

ALTERA, Stratix, Mathworks, Simulink, and other brands and product names are
trademarks or registered trademarks of their respective holders.